# 40Gbps QSFP+ LR4 Optical Transceiver Module QSFP+ -LR4

## **Features**

- Compliant with 40G Ethernet IEEE802.3ba and 40GBASE LR4 Standard
- QSFP+ MSA compliant
- Compliant with QDR/DDR Infiniband data rates
- Up to 11.2Gb/s data rate per wavelength
- 4 CWDM lanes MUX/DEMUX design
- Up to 10km transmission on single mode fiber (SMF)
- Operating case temperature: 0 to 70°C
- Maximum power consumption 3.5W
- LC duplex connector
- RoHS compliant

## **Applications**

- 40GBASE LR4 Ethernet Links
- Infiniband QDR and DDR interconnects
- Client-side 40G Telecom connections

## **General Description**

The QSFP+ -LR4 is a transceiver module designed for 2m-10km optical communication applications. The design is compliant to 40GBASE-LR4 of the IEEE P802.3ba standard. The module converts 4 inputs channels (ch) of 10Gb/s electrical data to 4 CWDM optical signals, and multiplexes them into a single channel for



40Gb/s optical transmission. Reversely, on the receiver side, the module optically demultiplexes a 40Gb/s input into 4 CWDM channels signals, and converts them to 4 channel output electrical data.

The central wavelengths of the 4 CWDM channels are 1271, 1291, 1311 and 1331 nm as members of the CWDM wavelength grid defined in ITU -T G.694.2. It contains a duplex LC connector for the optical interface and a 148-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fiber (SMF) has to be applied in this module.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.

## **Functional Description**

This product converts the 4-channel 10Gb/s electrical input data into CWDM optical signals (light), by a driven 4-wavelength Distributed Feedback Laser (DFB) array. The light is combined by the MUX parts as a 40Gb/s data, propagating out of the tran smitter module from the SMF. The receiver module accepts the 40Gb/s CWDM optical signals input, and demultiplexes it into 4 individual 10Gb/s channels with different wavelength. Each wavelength light is collected by a discrete photo diode, and then output ted as electric data after amplified first by a TIA and a post amplifier. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up this product. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2 -wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, this product responds to 2-wire serial communication commands. The ModSelL allows the use of this product on a single 2-wire interface bus—individual ModSelL lines must be used. Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP+ memory map.

The ResetL pin enables a complete reset, returning the settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until it indicates a completion of the reset interrupt. The product indicates this by posting an IntL (Interrupt) signal with the Data\_Not\_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used to set the maximum power consumption for the product in order to protect hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a product, is normally pulled up to the host Vcc. When the product is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates its present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. "Low" indicates a possible operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2 -wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.

#### Transceiver Block Diagram




Figure 1. Transceiver Block Diagram

# Pin Assignment and Description




Figure 2. MSA compliant connector

# Pin Definition

PIN	Log ic	Symbol	Name/Description	Notes
1		GND	Gro un d	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Gro un d	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Gro un d	1
8	LVTLL-I	M o d SelL	Module Select	
9	LVTLL-I	Rese tL	Module Reset	
10		VccRx	+ 3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Gro un d	
14	CML-O	Rx 3 p	Receiver Non-Inverted Data Output	
15	CML-O	Rx 3 n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx 1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx 1n	Receiver Inverted Data Output	
19		GND	Gro un d	1
20		GND	Gro un d	1

21	CML-O	Rx 2 n	Receiver Inverted Data Output	
22	CML-O	Rx 2p	Receiver Non-Inverted Data Output	
23		GND	Gro un d	1
24	CML-O	Rx 4 n	Receiver Inverted Data Output	1
25	CML-O	Rx 4 p	Receiver Non-Inverted Data Output	
26		GND	Gro un d	1
27	LVTT L-O	ModPrsL	Module Present	
28	LVTT L-O	IntL	Interrupt	
29		Vc cTx	+ 3.3 V Power Supply transmitter	2
30		Vc c1	+3.3 V Power Supply	2
31	LVTT L-I	LPMode	Low Power Mode	
32		GND	Gro un d	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Output	
35		GND	Gro un d	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Output	
38		GND	Gro un d	1

#### Notes:

- 1. GND is the symbol for signal and supply (power) common for QSF P+ modules. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.
- 2. VccRx, Vcc1 and VccTx are the receiving and transmission power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 3 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP+ transceiver module in any combination. The connector pins are each rated for a maximum current of 500 mA.

# **Recommended Power Supply Filter**




Figure 3. Recommended Power Supply Filter

# **Absolute Maximum Ratings**

It has to be no ted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

P a r a m e t e r	Symbol	M in	Ma x	Units	N ote s
Storage Temperature	Ts	-40	85	degC	
Operating Case Temperature	T <sub>OP</sub>	0	70	degC	
Power Supply Voltage	V <sub>cc</sub>	-0.5	3.6	V	
Relative Humidity (non-condensation)	RH	0	85	%	
Damage Threshold, each Lane	THd	3.3		dB m	

# **Recommended Operating Conditions and Power Supply Requirements**

Parameter	Symbol	M in	Typic al	Ма х	Units
Operating Case Temperature	T <sub>OP</sub>	0		70	degC
Power Supply Voltage	V <sub>cc</sub>	3.135	3.3	3.465	٧
Data Rate, each Lane			10.3125	11.2	Gb/s
Control Input Voltage High		2		Vcc	٧
Control Input Voltage Low		0		0.8	V
Link Distance with G.652	D	0.002		10	km

# **Electrical Characteristics**

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Paramete	Symbol	M in	Typic al	Мах	Units	N ot es	
Power Consumption				3.5	W		
Supply Current	Icc			1.1	Α		
Transceiver Power-on				2000	ms	1	
Initializati on Time Transmitter (each Lane)							
	1		•	, I	T		
Single-ended Input Voltage		-0.3		4.0	V	Referred to	
Tolerance (Note 2)						TP1 signal	
AC Common Mode Input Voltage Tolerance		15			mV	RMS	
Differential Input Voltage		50			m V p p	LOSA	
Swing Threshold						Threshold	

Differential Input Voltage Swing	Vin,pp	190		700	m V p p	
Differential Input	Zin	90	100	110	Ohm	
Differential Input Return		See IEEE 802.3b a 86 A.4.11			dB	10 MH z- 11.1 GHz
J2 Jitter Tolerance	Jt2	0.17			UI	
J9 Jitter Tolerance	Jt9	0.29			UI	
Data Dependent Pulse Width Shrinkage (DD PWS) Tolerance		0.07			UI	
Eye Mask Coord inates			0.11,		UI	Hit Ratio =
{X1, X2 Y1, Y2}			0.31 95,350		mV	5x10 <sup>-5</sup>
		Receiv	ver (each La	ne)		
Single-ended Output Voltage		-0.3		4.0	V	Referred to signal common
AC Common Mode Output				7.5	mV	RMS
Voltage						
Differential Output Voltage Swing	Vout,pp	300		850	m Vpp	
Differential Output	Zout	90	100	110	Ohm	
Termination Mismatch at 1MHz				5	%	
Differential Output Return Loss		See IEEE 802.3b a 86 A.4.2.1		dB	10 MH z- 11.1 GHz	
Common Mode Output Return		See IEEE 802.3b a 86 A.4.2.2		dB	10 MH z- 11.1 GHz	
Output Transition Time		28			ps	20% to 80%
J2 Jitter Output	Jo2			0.42	UI	
J9 Jitter Output	Jo9	-		0.65	UI	

Eye Mask Coord inates	0.29, 0.5	UI	Hit Ratio =
{X 1, X2	150 , 42 5	mV	5×10 <sup>-5</sup>
Y1, Y2}			

#### Notes:

- 1. Power-on Initialization Time is the time from when the power supply voltages reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.
- 2. The sing le ended input voltage tolerance is the allowable range of the instantaneous input signals.

# **Optical Characteristics**

Parameter	Symbol	M in	Typic al	Мах	Units	N ot es		
	LO	1264 .5	1271	1277 .5	nm			
Marrala nath Assimansant	L1	1284 .5	1291	1297 .5	nm			
Wavelength Assign ment	L2	1304 .5	13 11	1317 .5	nm			
	L3	1324 .5	1331	1337 .5	nm			
Transmitter								
Side Mod e Suppression Ratio	SMSR	30			dB			
Total Average Launch Power	$P_T$			8.3	dB m			
Average Launch Power, each	P <sub>AVG</sub>	-7		2.3	dB m			
Optical Modulation Amplitude	P <sub>OMA</sub>	-4		3.5	dB m	1		
(OM A), each Lane								
Difference in Launch Power	Ptx,diff			6.5	dB			
between any Two Lanes								
Launch Power in OMA minus		-4.8			dB m			
Transmitter and Dispersion								
Penalty (TDP), each Lane								
TDP, each Lane	TDP			2.6	dB			
Extinction Ratio	ER	3.5			dB			
Relative Intensity Noise	RIN			-128	dB /Hz	12		
						d B		
Optical Return Loss Tolerance	TOL			20	dB			
Transmitter Reflect ance	R <sub>T</sub>			-12	dB			
Transmitter Eye Mask Definition		{0.25,0.	4,0.45,0.25	,0.28,0.4}				

Average Launch Power OFF	Poff			-30	dB m			
Transmitter, each Lane								
Re cei ver								
Damage Threshold, each Lane	TH <sub>d</sub>	3.3			dB m	2		
Total Average Receive Power				8.3	dB m			
Average Receive Power, each Lane		-13.7		2.3	dB m			
Receiver Reflectance	$R_R$			-26	dB			
Receive Power (OMA), each Lane				3.5	dB m			
Receiver Sensitivity (OMA), each	SEN			-11.5	dB m			
Stressed Receiver Sensitivity (OM A), each Lane				-9.6	dB m	3		
Difference in Receive Power between any Two Lanes (OMA)	Prx,diff			7.5	dB			
LOS Assert	LOSA	-28			dB m			
LOS De assert	LOSD			-15	dB m			
LOS Hysteresis	LOSH	0.5			dB			
Receiver Elect rical 3 dB upper Cutoff Frequency, each Lane	Fc			12.3	GHz			
Conditions of Stress Receiver Sen sitivity Test (Note 4)								
Vertical Eye Closure Penalty, each			1.9		dB			
Stressed Eye J2 Jitter, each			0.3		UI			
Stressed Eye J9 Jitter, each			0.47		UI			

#### Notes:

- 1. Even if the TDP < 0.8 dB, the OMA  $\,$  min must exceed the minimum value specified here.
- 2. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 3. Measured with conformance test sign al at receiver input for BER =  $1x10^{-12}$ .
- 4. Vertical eye closure penalty and stressed eye jitter are test conditions for measuring stressed receiver sensitivity.

  They are not characteristics of the receiver.

# **Digital Diagnostic Functions**

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	M in	Ma x	Units	N ot es
Temperature monitor absolute error	DM I_Temp	-3	+3	d e g C	Over op erating temperature
Supply voltage monitor absolute error	DMI _VCC	-0.1	0.1	V	Over full operating
Channel RX power monitor absolute error	DM I_RX_Ch	-2	2	В	1
Channel Bias current monitor	DM I_lb ia s_Ch	-10%	10%	mA	
Channel TX power monitor absolute error	DM I_TX_Ch	-2	2	dB	1

#### Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional + /-1 dB fluctuation, or a + /- 3 dB total accuracy.

## **Mechanical Dimensions**




Figure 4. Mechanical Outline

## **ESD**

This transceiver is specified as ESD threshold 1kV for SFI pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3 015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

# **Laser Safety**

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040. 10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).